Programmable Logic Devices
edit
- Basic structure of FPGAs (pdf)
- FPGA based on SRAMs (pdf)
- FPGA based on ROMs with anti-fuses (pdf)
- FPGA based on Non-volatile Memories (pdf)
- Features of FPGAs
Circuit Level Characteristics
edit
- Logic Cell Circuit
- IO Cell Circuit
- Interconnect Circuit
FPGA Development Phases
edit
- Design
- Simulation
- Synthesis
- Implementation (pdf)
- Programming
- Clock Control
- Clock Domain
- Reset Signals
- Xilinx DCM & 2-phase clock, Contraining technique
- Xilinx XPower, Power and Energy Aware Design?
- VHDL Example Code ( pdf )
Dual Edge Triggered Flip Flop based design
edit